Abstract-Organic complementary inverters and ring oscillators are fabricated using a unique combination of inkjet printing and evaporation of organic semiconductors. p-Type poly (3, 3 -didodecylquaterthiophene) (PQT) is inkjet printed, after which n-type copper hexadecafluorophthalocyanine (F 16 CuPc) is evaporated and patterned by shadow masking. A solutionprocessable bilayer gate dielectric with superior gate leakage characteristics and a simplified process stack is implemented. The inverters show a high noise margin, good gain characteristics, and a switching point close to V dd /2. A five-stage ring oscillator is also demonstrated.
I. INTRODUCTION
O RGANIC semiconductors (OSCs) have generated enormous interest for their potential applications in integrated circuits and flat-panel displays [1] - [6] . OTFT technology offers advantages such as structural flexibility and large-area capability [3] , [4] as well as low fabrication costs. Most OSCbased circuits reported to date employ unipolar architectures, consisting of p-type OTFTs with enhancement-mode [5] or depletion-mode [6] transistor loads. As a result, they may suffer from a limited swing, poor noise margin, and large power dissipation. Despite these concerns, impressive performances have been reported in unipolar architectures [1] , [2] . Complementary circuits offer advantages, such as simpler design and lower power consumption, over unipolar circuits. However, fabricating complementary circuits brings challenges due to the complexity of patterning two different semiconductors on the same substrate. One possibility is the use of inkjet printing; however, reports detailing the use of the process in complementary circuits are limited [8] - [10] .
In this letter, we report the fabrication of complementary inverters and ring oscillators by inkjet printing to pattern the p-type OSC, poly (3, 3 - II. PROCEDURE Fig. 1 [a(i)-(v)] depicts a simplified process stack adopted to pattern the PVP by using the BCB to form a bilayer gate dielectric. The PVP (M w = 20000, Aldrich) and crosslinker (polymelamine-coformaldehyde, M n = 511, Aldrich) were dissolved in polyglycol monoether acetate with a weight ratio of 1 : 1.25 : 7.25. A uniform 700-nm-thick PVP layer was spun coated on a glass substrate with prepatterned aluminum gate structures (100 nm, liftoff process). After drying, the BCB (1 g of the BCB into 9 g of mesitylene) was spun coated to obtain a 100-nm-thick film. The bilayer stack polymer was then prebaked prior to UV exposure (365 nm) through a shadow mask. The unexposed BCB was etched away using the mesitylene. The patterned BCB was then used as a hard mask for etching the PVP using isopropanol. The patterned bilayer stack was then cured at 200
• C for 3 h in vacuum. The gold source and drain electrodes were patterned by a gold etching solution to define the electrode area. A 35-nm-thick film of the PQT (American Dye Source, 0.6 wt% in dichlorobenzene) was then inkjet printed using a Dimatix printer on the p-type channel at room temperature in air and annealed at 110
• C for 20 min in vacuum. As the final step, F 16 CuPc (Sigma-Aldrich, unpurified, 60 nm) was deposited through a shadow mask by thermal evaporation. Inverters with ratios of p-channel sizing to n-channel sizing (W/L) p : (W/L) n of 10 : 1, 1 : 1, and 1 : 10 were fabricated with a channel length of 40 μm. A five-stage ring oscillator with two buffer inverters was also fabricated, as shown in Fig. 1(c) . All electrical measurements were performed in a TTP-6 probe station at a base pressure of 5 × 10 −5 mbar. The ring oscillator output waveforms were captured on an HP6052A DSO with a LeCroy high impedance probe (100 MΩ/ < 6 pF). measured to be +16 V, and the saturation mobility was calculated to be 2.92 × 10 −3 cm 2 /V · s. For the PQT transistors, the threshold voltage and field-effect mobility were −19 V and 1 × 10 −4 cm 2 /V · s, respectively. The capacitance of the bilayer gate dielectric was measured to be 3.5 nF/cm 2 with a leakage current density of 25 nA/cm 2 at V GS of 80 V. Poly-4-vinlyphenol, which is widely used as a UV-patternable polymeric gate dielectric, suffers from surface charge effects which degrade the threshold voltage stability of OTFT devices [13] . In this letter, the BCB layer serves two purposes: 1) to act as a capping layer to passivate the −OH rich surface of the PVP, thereby reducing effective electron traps which results in a better threshold voltage stability [7] , and 2) to act as a hard mask for the PVP wet etch, thereby eliminating the need for invasive reactive ion etching. The underlying PVP layer improved the dielectric leakage integrity and allowed the use of high voltages without gate dielectric breakdown.
III. RESULTS AND DISCUSSION
Since the mobility of the n-channel device is approximately one order of magnitude higher than that of the p-channel device, complementary inverters are designed with a strengthcompensated (W/L) p : (W/L) n in the ratio of 10 : 1 (inverter A). Inverters with ratios of 1 : 1 (inverter B) and 1 : 10 (inverter C) are also designed for comparison [see Fig. 3(a) ].
The input voltage is swept from 0-40 V at V dd 's of 10, 20, 30, and 40 V. The voltage transfer characteristics are shown in Fig. 3(a) . As expected, inverter A shows the best response, with a switching threshold (V sp ) of 17.39 V at V dd = 40 V, and an inverter gain of 6.62. V sp can be calculated theoretically from the equation:
, respectively, and V tn and V tp are the threshold voltages of the n-type and p-type OTFTs, respectively. The calculated V sp is 16.78, which is a good match with the obtained experimental value.
An important metric for the robustness of an inverter is the noise margin, a measure of the magnitude of voltage noise at its input which an inverter can tolerate. It is generally defined separately for the high state and the low state as NM H and NM L , respectively. For inverter A at V dd = 40 V:
The NM H and NM L are approximately 42% and 28% of V dd , respectively. This renders the inverter immune to most random noise and validates its usability in practical circuits.
It can be noted that inverter A does not achieve a full swing. This can be attributed to the finite OFF-state current of the larger sized PQT transistor (in nanoamperes). This leakage current flows through the ON-resistance of the n-type transistor and develops a voltage across it. As a result, the output voltage is offset from the ground. However, the noise margin for these inverters is wide enough for this slight offset to be of little concern in practical applications. For inverter B, without the strength compensation of the p-type transistor, the gain of the inverter is reduced by a factor of two; V OH and V OL are degraded, and hence, the noise margin is lowered. For inverter C, the switching point is shifted to less than 0 V, rendering the inverter unusable in practical circuits.
The complementary inverters with a ratio of 10 : 1 were connected together to form the ring oscillators. Additional inverters were added as buffers to drive the parasitic capacitance of the probe. The five-stage ring oscillator with two buffer inverters shows a sustained oscillation at a V dd of 100 V with an oscillation frequency of 0.73 Hz. The output waveform is shown in Fig. 3(b) . The propagation delay of each inverter is estimated as 137 ms. This large propagation delay is attributed primarily to the poor carrier mobility of the semiconductors and the large overlap capacitances of the transistors.
IV. CONCLUSION
A novel approach for complementary organic circuits using an inkjet printed p-type semiconductor (PQT) and an evaporated n-type semiconductor (F 16 CuPc) has been explored. A solution-processable bilayer dielectric, patternable with a reduced process stack, has been detailed. The complementary inverters and ring oscillators have been fabricated and characterized. The low oscillating frequency is attributed to the poor carrier mobility and the large overlap capacitances of these transistors. Since the semiconductors in this letter have been used in their "as-received" form, the performance can be improved through enhancing the mobility by purification of the semiconductors and optimization of the annealing temperatures for the PQT. Other techniques include improving the channel geometry and reducing the overlap capacitance. Work is currently ongoing to integrate and optimize these processes to improve the performance of these complementary circuits.
